



A Framed Pulse Width Modulation Transceiver with Low Supply Voltage


Bong-Jin Kim¹, Woohyun Kwon¹, Sejun Jeon², Soonwon Kwon², Hyeon-Min Bae¹
 KAIST School of Electrical Engineering¹, Samsung Electronics²

Background

• Power is Cost





• Speed & Power Trade off



- More speed, more Power
- EQ needs additional Power
- Low VDD limits BW_{IC}

Framed Pulse Width Modulation

• Previous work*




$$\text{Coding Gain} = \frac{8\text{bit} - 6\text{UI}}{6\text{UI}} \times 100\% = 33\%$$

- 33% more bits than NRZ
- LUT based Encoding
- TSMC 40nm CMOS

*: Ref. S. Jeon, et. al, ISSCC, 2018

Revised FPWM and Transceiver IC Architecture


• Revised Encoding



$$\text{Coding Gain} = \frac{9\text{bit} - 6\text{UI}}{6\text{UI}} \times 100\% = 50\%$$

- 50% more bits than NRZ
- Data_{pre} Successive Pattern based Encoder
- Samsung 65nm CMOS


• Top Architecture



• Features

- Spectral Efficiency
4.33Gsps → 6.5Gbps
- Forwarded CLK & DLL
- PRBS based Encoder /Decoder & Checker
- Samsung 65nm CMOS

Area & Simulation



- Revision Issue : 9:1 Tx Mux
- DLL Loop

Test Result

Test Pattern Generation Result



<Baud rate 111_000 Pattern> <Shortest Pattern 100_000>

- Revision Issue : 9:1 Tx Mux & Output Drv
- Issue : Tx Mux CLK Path & Data path Bandwidth limitation
- Must generate PRBS based Pattern